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3 What is the problem?
• Printed Circuits and becoming more complex, dense and 
fast.
• They operate in complex environments.
• Issues such as signal integrity, interference and crosstalk 
have become key parts of circuit and system design.
• CAD tools have to keep up with improvements in 
manufacturing capability.
4
A typical problem
5
Can use standard FDTD but…
• If the structure contains fine detail or boundaries 
which do not conform to the grid, a very fine mesh 
is needed.
Strip width ~ λ/100!
6
… there is a better way
• Extend existing “thin wire formalisms” to allow for 
general wire and microstrip circuits.
• Let the formalisms take care of the detail, let the FDTD 
algorithm take care of the long range interactions.
7 Wire bundles embedded within an FDTD mesh
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Consider a bundle of wires in 
the FDTD mesh. Two wires of 
the bundle are shown here.
8 Wire bundles embedded within an FDTD mesh
The E field at a point, r, can be expressed in terms of the 
E field on the ith wire as follows:
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9 Wire bundles embedded within an FDTD mesh
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Following Ledfelt[1] we choose 
wi(r) to be non-zero on a 
circular shell centred on the ith
wire and zero elsewhere.
[1] Ledfelt, G: “A stable subcell model for arbitrarily oriented thin 
wires for the FDTD method”, International Journal of Numerical 
Modelling : Electronic Networks, Devices and Fields, 2002(15), 
pp. 503-515
10 Wire bundles embedded within an FDTD mesh
Now multiply each side of the equation by the weighting 
functions, wi(r) in turn and integrate over all space. This 
leads to a set of equations, one for each wire:
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11 These can be discretised in space using central 
differences
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Circuits embedded in the FDTD mesh
In this case, the approximation used in the thin wire 
formalism for the field distribution cannot be used.
13
The “in-cell” mutual inductances
For example, the “in-cell” mutual inductance between two 
segments in the x-z plane and orientated in the z direction 
can be calculated by direct integration like this:
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Circuits embedded in the FDTD mesh
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where, C, is the connection matrix
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Results
1. Microstrip low pass filter
2. Microstrip band pass filter
16
The low pass filter geometry
Width(mm) Length(mm)
Track 1 0.58 13.00
Track 2 0.26 20.95
Track 3 1.39 0.26
Track 4 2.72 0.26
Track 5 0.26 10.7
Track 6 0.58 6.12
Patch 1 5.11 3.65
Patch 2 3.09 4.14
Patch 3 1.33 5.94
Patch 4 4.72 3.23
Patch 5 3.46 2.35
Substrate height 0.635mm
Box size: 30x60x6mm 
Substrate εr = 10.5
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The low pass filter and the FDTD mesh
Segment size: 1mm;
FDTD mesh size: 1mm*0.635mm*1mm (x*y*z);
Width of excitation pulse: 200 picoseconds;
Number of iterations: 8200
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Results for the low pass filter
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19 The bandpass filter geometry1l∆ 2345
1l∆ 2345
Box Length: 25.0mm Height 4.0mm
Substrate Relative Permittivity: 9.9 Height 0.4mm
Substrate Length: 23.0mm Width: 15.0mm
Track 1 Length: 5.994mm
Track 2 Length: 5.690mm
Track 3 Length: 5.665mm
Track 4 Length: 5.689mm
Track 5 Length: 5.715mm
Track 6 Length: 6.573mm
∆/1: 0.2946mm S1: 0.101mm
∆/2: 0.2744mm S2: 0.635mm
∆/3: 0.2921mm S3: 0.812mm
∆/4: 0.2768mm S4: 0.635mm
∆/5: 0.2947mm S5: 0.101mm
Width: 
0.356mm
20 The bandpass filter and the FDTD mesh1l∆ 2345
1l∆ 2345
Segment size: 0.45mm;
FDTD mesh size: 
1mm*0.4mm*1mm (x*y*z);
Width of excitation pulse: 20 
picoseconds;
Number of iterations: 8100.
21 Results using the hybrid method1l∆ 2345
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shell radius = 3mm
[1] A fast integral equation technique for shielded planar circuits defined on nonuniform meshes Eleftheriades, G.V.; 
Mosig, J.R.; Guglielmi, M.; Microwave Theory and Techniques, IEEE Transactions on Volume 44,  Issue 12,  Part 1,  
Dec. 1996 Page(s):2293 - 2296
22 Results using the hybrid method
shell radius = 1.5mm
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Mosig, J.R.; Guglielmi, M.; Microwave Theory and Techniques, IEEE Transactions on Volume 44,  Issue 12,  Part 1,  
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23 Comparison with PEEC methods
In the PEEC method the 
self and mutual 
inductances between 
segments are used in an 
equivalent circuit
24
The PEEC mutual inductances
The mutual inductance between two segments in the x-z
plane can be calculated like this:
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compared with the “in-cell” mutual inductance:
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Comparison of mutual coupling
PEECHybrid
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Comparison of mutual coupling
• In PEEC, it has been shown [1] that mutual coupling 
effects are significant at distances of up to 5λ.
• Retardation effects seriously complicate the method [2].
• In the hybrid approach mutual coupling is very low at 
distances greater than the size of the FDTD cell
• Long range interactions are dealt with by FDTD
1. M. Verbeek, “Partial Element Equivalent Circuit (PEEC) models for on-
chip passives and interconnects”, RANA report 02-27, 2002
2. A. Ruehli and E. Chiprout, “The importance of retardation in PEEC 
models for electrical interconnect and package (EIP) applications”, 
Electrical Performance of Electronic Packaging, 1995, pp 232-234
27
Conclusions
• It has been shown that an extended wire formalism 
allows treatment of complex circuits within the FDTD 
mesh[1].
• Because the mutual inductance becomes very small 
when the wire separation is equal to the circle radius, 
long range effects are not a problem. Retardation is not 
necessary to be included [2].
• FDTD takes account of long range interactions
PEEC takes account of the fine detail.
• Can be extended to include active components and 
networks.
